Talk About Network

Google


Register and Login
Nick
Password
Register create new account Sign up is FREE and you can post replies, new topics, bookmark posts and more!
Recover lost password


Electronic Equipment > FPGA > Single ended in...
Latest [ Topics | Posts ] Archive Post A New Topic Post a Reply
<< Topic < Post Post 1 of 7 Topic 14094 of 14430
Post > Topic >>

Single ended interface at 70Mhz for FPGAs

by Goli <togoli@[EMAIL PROTECTED] > Jul 4, 2008 at 04:10 AM

hi,

I am looking for connecting my proprietary 8 bit bus interface across
two Xilinx FPGAs across the back plane, (10 inch trace). I dont want
to use differential as that would take lot of pins, Is there any
single ended interface that I can  use. I dont think LVTTL and LVCMOS
would work at such high speeds, whereas HSTL kind of interfaces can
not drive that long a trace.

So is there any other IO standard that I can use for this?
 




 7 Posts in Topic:
Single ended interface at 70Mhz for FPGAs
Goli <togoli@[EMAIL PR  2008-07-04 04:10:43 
Re: Single ended interface at 70Mhz for FPGAs
nico@[EMAIL PROTECTED] (  2008-07-04 15:48:57 
Re: Single ended interface at 70Mhz for FPGAs
"Symon" <sym  2008-07-04 18:10:12 
Re: Single ended interface at 70Mhz for FPGAs
Jim Granville <no.spam  2008-07-05 07:47:50 
Re: Single ended interface at 70Mhz for FPGAs
"MM" <mbmsv@  2008-07-04 16:48:30 
Re: Single ended interface at 70Mhz for FPGAs
John_H <newsgroup@[EMA  2008-07-05 09:18:06 
Re: Single ended interface at 70Mhz for FPGAs
Goli <togoli@[EMAIL PR  2008-07-06 22:46:10 

Post A Reply:
  Go here to Signup

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup

Contact
tan12V112 Sat Sep 6 23:42:38 CDT 2008.