Talk About Network

Google





Electronic Equipment > VHDL > Re: Delta delay...
Latest [ Topics | Posts ] Archive Post A New Topic Post a Reply
<< Topic < Post Post 4 of 8 Topic 6053 of 6445
Post > Topic >>

Re: Delta delay problem between multiple ****ts

by Mike Treseler <mike_treseler@[EMAIL PROTECTED] > May 30, 2008 at 10:08 AM

Trygve Odegaard wrote:

> The simple case with clock & data only, gives me no problem. The
> problem arise when I want to take a clock, and split into two copies
> at the next-higher level, still with all three copies at the same
> delta.

The system clock should never appear
on the right side of an assignment,
or on a ****t output.

       -- Mike Treseler
 




 8 Posts in Topic:
Delta delay problem between multiple ports
Trygve Odegaard <trode  2008-05-28 07:21:15 
Re: Delta delay problem between multiple ports
Thomas Stanka <usenet_  2008-05-29 21:53:04 
Re: Delta delay problem between multiple ports
Trygve Odegaard <trode  2008-05-30 00:39:06 
Re: Delta delay problem between multiple ports
Mike Treseler <mike_tr  2008-05-30 10:08:28 
Re: Delta delay problem between multiple ports
Brian Drummond <brian_  2008-05-31 12:37:10 
Re: Delta delay problem between multiple ports
Tricky <Trickyhead@[EM  2008-05-30 02:34:16 
Re: Delta delay problem between multiple ports
Dal <darrin.nagy@[EMAI  2008-05-30 19:07:35 
Re: Delta delay problem between multiple ports
Thomas Stanka <usenet_  2008-06-01 22:07:41 

Post A Reply:
  Go here to Signup

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup

Contact
localhost-V2008-12-19 Thu Jan 8 17:27:21 PST 2009.