Talk About Network

Google





Electronic Equipment > VHDL > Re: Delta delay...
Latest [ Topics | Posts ] Archive Post A New Topic Post a Reply
<< Topic < Post Post 8 of 8 Topic 6053 of 6445
Post > Topic >>

Re: Delta delay problem between multiple ****ts

by Thomas Stanka <usenet_nospam_valid@[EMAIL PROTECTED] > Jun 1, 2008 at 10:07 PM

On 30 Mai, 19:08, Mike Treseler <mike_trese...@[EMAIL PROTECTED]
> wrote:
> The system clock should never appear
> on the right side of an assignment,
> or on a ****t output.

Unless you intend to do so with reason (and knowing what to do).
I had several designs where it is necessary to have the clock on right
hand side of assignments or provide internal clocksignals at an
output.

bye Thomas
 




 8 Posts in Topic:
Delta delay problem between multiple ports
Trygve Odegaard <trode  2008-05-28 07:21:15 
Re: Delta delay problem between multiple ports
Thomas Stanka <usenet_  2008-05-29 21:53:04 
Re: Delta delay problem between multiple ports
Trygve Odegaard <trode  2008-05-30 00:39:06 
Re: Delta delay problem between multiple ports
Mike Treseler <mike_tr  2008-05-30 10:08:28 
Re: Delta delay problem between multiple ports
Brian Drummond <brian_  2008-05-31 12:37:10 
Re: Delta delay problem between multiple ports
Tricky <Trickyhead@[EM  2008-05-30 02:34:16 
Re: Delta delay problem between multiple ports
Dal <darrin.nagy@[EMAI  2008-05-30 19:07:35 
Re: Delta delay problem between multiple ports
Thomas Stanka <usenet_  2008-06-01 22:07:41 

Post A Reply:
  Go here to Signup

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup

Contact
localhost-V2008-12-19 Thu Jan 8 12:24:42 PST 2009.