How do I design a clock divider without using initial conditions. I designed once using initial values but they dont mean anything in synthesis. Thanks in advance for your help
