Talk About Network

Google





Electronic Equipment > VHDL > Re: simulation ...
Latest [ Topics | Posts ] Archive Post A New Topic Post a Reply
<< Topic < Post Post 4 of 8 Topic 6081 of 6445
Post > Topic >>

Re: simulation differences in modelsim

by "HT-Lab" <hans64@[EMAIL PROTECTED] > Jun 18, 2008 at 09:00 AM

"jtw" <wrightjt @[EMAIL PROTECTED]
> wrote in message 
news:XZ%5k.1918$LG4.1333@[EMAIL PROTECTED]
> Alternatively, force the clock(s) to stop.  The simulation will stop
when 
> there are no more scheduled transactions.
>

In the current Modelsim and I believe ActiveHDL you can use the new
standard 
VHDL env package subprogram STOP/FINISH, example:

library std;
use std.env.all;

-- 0 prints nothing
-- 1 prints simulation time and location
-- 2 prints simulation time, location, and statistics about
--   the memory and CPU times used in simulation

STOP(1);

Which will result in a clean simulation stop:

# ** Note: stop
#    Time: 360 ns  Iteration: 0  Instance: /test_tb

Hans.
www.ht-lab.com
 




 8 Posts in Topic:
simulation differences in modelsim
koyel.aphy@[EMAIL PROTECT  2008-06-15 06:27:59 
Re: simulation differences in modelsim
Jonathan Bromley <jona  2008-06-16 22:25:04 
Re: simulation differences in modelsim
"jtw" <wrigh  2008-06-17 21:16:05 
Re: simulation differences in modelsim
"HT-Lab" <ha  2008-06-18 09:00:57 
Re: simulation differences in modelsim
koyel.aphy@[EMAIL PROTECT  2008-06-17 09:35:12 
Re: simulation differences in modelsim
Tricky <Trickyhead@[EM  2008-06-18 00:47:32 
Re: simulation differences in modelsim
Andy <jonesandy@[EMAIL  2008-06-18 16:14:00 
Re: simulation differences in modelsim
koyel.aphy@[EMAIL PROTECT  2008-06-19 00:19:02 

Post A Reply:
  Go here to Signup

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup

Contact
localhost-V2008-12-19 Thu Jan 8 12:05:31 PST 2009.