Talk About Network

Google


Register and Login
Nick
Password
Register create new account Sign up is FREE and you can post replies, new topics, bookmark posts and more!
Recover lost password


Electronic Equipment > LSI Testing > New alternative...
Latest [ Topics | Posts ] Archive Post A New Topic Post a Reply
<< Topic < Post Post 1 of 1 Topic 137 of 188
Post > Topic >>

New alternative to CPLD and basic FPGA

by "Donato Pace" <donatopace@[EMAIL PROTECTED] > Jan 27, 2006 at 10:58 AM

Hail, i am an italian student of electronic at italian university..



I have found another method to realize un state finite autome, without 
complex circuit, without microprocessors, without FPGA, without logic
gates 
with feedback of Flip-Flop!!!!!!!!!!!!!!!

My circuit is very simple and it has not affect from problems of alee 
statics and dinamics, moreover is very easy to program and the effective 
states is only the real states that is necessary for project, without the 
problems that offers the Flip Flops and logic gates that obligate the 
customer to define all the possible 2^n states that they come produced, of

which an unfortunately only part are really useful to the plan, moreover 
because of to these states the circuita complexity increases them,
reducing 
is the times of execution that the time in order to program chip the 
ASIC/FPGA!!!!!!!!!!!!

My circuit uses only one around most common memory with little 
components!!!!!!!!



Joke is not one....  I hope that you will take in consideration my plan
that 
I have already experimented.  I would want to sell it....  you are 
interested?





Please reply to me.
 




 1 Posts in Topic:
New alternative to CPLD and basic FPGA
"Donato Pace" &  2006-01-27 10:58:58 

Post A Reply:
  Go here to Signup

AddThis Feed Button


About - Advertising - Contact - Frequently Asked Questions - Privacy Policy - Terms of Use - Signup

Contact
tan12V112 Fri Oct 10 14:53:05 CDT 2008.